Molybdenum disulfide (MoS~2~), as a layered material from the transition metal dichalcogenide (TMD) family, has been widely studied in recent years[@b1][@b2][@b3], for its intriguing properties such as atomic-layer thickness, tunable bandgap[@b4], high mobility[@b3] and good thermal stability[@b1]. MoS~2~ MOSFET has been shown to exhibit suppressed short channel effect and has the potential to be used in the next generation nanoelectronics[@b2][@b5]. Many other applications based on single- or multi-layer MoS~2~, such as flexible electronics[@b6][@b7][@b8], photon detectors[@b9][@b10] and gas sensors[@b11], have been demonstrated. Single-layer MoS~2~ also offers new opportunities in novel piezoelectronics[@b12][@b13] and valleytronics[@b14][@b15]. Moreover, the recent advance in wafer-scale deposition of high-quality MoS~2~ films[@b16] has made these MoS~2~ based applications even more promising.

However, the performance of MoS~2~ MOSFET is very sensitive to the ambient conditions and electrical stress[@b17][@b18][@b19]. As reported previously, when exposed to air, the MoS~2~ MOSFETs could exhibit large performance variation in terms of large shift in threshold voltage (i.e. hysteresis), due to the water or oxygen adsorbates[@b18][@b19]. This threshold voltage instability (Δ*V*~th~) is detrimental to both logic and analog circuit applications. Moreover, these ambient adsorbates will further degrade the carrier mobility and cause severe current fluctuation noise[@b20]. The MoS~2~ MOSFET has to be passivated in order to alleviate the ambient influence and achieve reliable performance. Because of the dangling-bond-free nature of MoS~2~ surface, the deposition of high quality dielectric on MoS~2~ can be challenging[@b21][@b22][@b23][@b24][@b25]. Even with passivation, MoS~2~ MOSFETs still exhibit significant hysteresis problem[@b7][@b26], due to high-density traps at MoS~2~/dielectric interface or in the gate dielectric.

Both hexagonal boron nitride (hBN) and aluminum nitride (AlN) are suggested to be ideal gate dielectrics for MoS~2~ FETs[@b27]. It has already been demonstrated that the hysteresis of MoS~2~ transistor was greatly reduced by using the exfoliated hBN as gate dielectric, benefiting from the good MoS~2~/dielectric interface[@b8]. But as a layered material, hBN is usually obtained by mechanical exfoliation[@b8][@b28] or synthesized at high temperatures[@b29][@b30], which makes it difficult to be deposited reliably on large scale as top-gate dielectric. In contrast to the layered hBN, AlN is a bulk material with a larger bandgap of 6.3 eV and higher dielectric constant of 9.14[@b27][@b31], and can be deposited uniformly on large samples by PEALD[@b32] or thermal ALD[@b33]. Moreover, our recent result has shown that by using AlN and Al~2~O~3~ stack as gate dielectric, AlN is capable of isolating the channel from the bulk traps of Al~2~O~3~ and achieving a low border trap density[@b34][@b35].

In this paper, we report the experimental demonstration of single-layer MoS~2~ MOSFETs with AlN/Al~2~O~3~ as top-gate dielectric. By the insertion of AlN interfacial layer, the gate dielectrics scaling down to as thin as 6 nm are realized. The electrical stabilities of the fabricated devices are systematically characterized under different conditions. The transistor shows very small hysteresis even under large gate biases and high temperatures. Low-frequency noise characterization is conducted and the MoS~2~ transistor exhibits suppressed current fluctuation. The observed excellent threshold voltage stability is contributed by the low border trap density of AlN near the MoS~2~ interface, as well as the small gate leakage and high dielectric strength of AlN/Al~2~O~3~.

Results and Discussion
======================

MoS~2~ samples used here were synthesized on sapphire substrate by CVD method using high purity MoO~3~ and S powder as precursors. The triangular MoS~2~ flakes have a size of about 100 μm (See [Supplementary Figure S1](#S1){ref-type="supplementary-material"}). The Raman characterization shows peak distance of 19 cm^−1^ for and *A*~1*g*~, suggesting the MoS~2~ flakes are single layered[@b36]. The MoS~2~ flakes were then transferred to a silicon substrate capped with 300-nm thermally grown SiO~2~. Depositing dielectric on the dangling-bond-free MoS~2~ is a challenging task[@b21][@b22][@b23][@b24][@b25]. At first, the process for depositing AlN/Al~2~O~3~ dielectric stack on MoS~2~ was carefully tested. Both AlN and Al~2~O~3~ were deposited using the Oxford Instruments OpAL ALD system. AlN was deposited at 170 °C by using trimethylaluminum (TMA) and remote N~2~ plasma (20 sccm with a coil power of 25 W) as Al and N sources. The growth temperature and the RF power were optimized to minimize the plasma damage to the MoS~2~, resulting in a relatively slow growth rate of 0.18 Å/cycle. The detailed optimization processes are provided in [Supplementary Figure S2](#S1){ref-type="supplementary-material"}. After the deposition of 2-nm AlN, 18-nm Al~2~O~3~ was grown *in-situ* under thermal ALD mode at 200 °C by using TMA and water vapor as Al and O sources.

The schematic structure of the single-layer MoS~2~ sample after the deposition of 2-nm AlN and 18-nm Al~2~O~3~ is shown in [Fig. 1a](#f1){ref-type="fig"}. The surface morphology was characterized by AFM and shown in [Fig. 1b](#f1){ref-type="fig"}. Continuous and smooth surface was obtained. Within a 1 μm^2^ area, the root mean square (RMS) surface roughness is 0.54 nm. In our experiment, the bare SiO~2~/Si wafer usually has a surface roughness of 0.15 nm. However, since the MoS~2~ samples are transferred to the SiO~2~/Si wafer, the surface roughness increases to 0.35--0.5 nm and dominates the above measured results. In contrast, for the MoS~2~ sample covered by 20-nm Al~2~O~3~ deposited at 200 °C, as shown by the AFM image in [Fig. 1c](#f1){ref-type="fig"}, the dielectric film is full of broken areas due to weak adhesion of the precursors (TMA and water) on the dangling-bond-free MoS~2~ surface, which is consistent with previous reports[@b23][@b25]. Since it has been suggested that organic or solvent residue can assist the successful deposition of dielectrics on MoS~2~[@b22], the failure of direct deposition of Al~2~O~3~ on the MoS~2~ sample also reflects that the MoS~2~ has maintained a clean surface during the fabrication process. The successful deposition of AlN/Al~2~O~3~ on MoS~2~ could be the result of the relatively low growth temperature of AlN. However, we found that even when the ALD growth temperature of Al~2~O~3~ was reduced to 170 °C, similar poor quality was still observed when Al~2~O~3~ was directly deposited on MoS~2~ (See [Supplementary Figure S1](#S1){ref-type="supplementary-material"}). Thus, we conclude that the improved surface morphology and quality of AlN/Al~2~O~3~ dielectric stack on the dangle-bond-free MoS~2~ surface is mainly the benefits of the low-power remote nitrogen plasma during the PEALD growth of AlN, which is similar to the O~2~ plasma functionalization of the multilayer MoS~2~ that was used to promote the ALD deposition of Al~2~O~3~[@b25]. Even though the remote pure N~2~ plasma is very mild to single-layer MoS~2~ during several hours' treatment (See [Supplementary Figure S4](#S1){ref-type="supplementary-material"}), defects are still observed due to the possible Ar/H plasma damage during dose and purge of TMA (See [Supplementary Figure S2(c)](#S1){ref-type="supplementary-material"}). At present, it cannot be determined to what extent the plasma damage facilitates the uniform dielectric deposition. Further experiments are needed to verify the possibility of AlN deposition on the dangling-bond free MoS~2~ only by the physical absorption of N-ion on the MoS~2~ surface, even for single-layer MoS~2~.

The successful deposition of AlN/Al~2~O~3~ stack on MoS~2~ was further verified by Time-of-Flight Second Ion Mass Spectrometry (ToF-SIMS), as shown in [Fig. 1d](#f1){ref-type="fig"}. In this plot each relevant element's intensity has been normalized by its peak value and offset vertically for clearer view. We can clearly identify the peak for AlN^−^, which appears ahead of Mo^−^ and S^−^ during the surface sputtering. [Figure 1e](#f1){ref-type="fig"} shows the cross-sectional high resolution transmission electron microscopic (HRTEM) image of the SiO~2~/MoS~2~/AlN/Al~2~O~3~ structure. The single-layer MoS~2~ can be clearly identified. Both AlN and Al~2~O~3~ are in amorphous state without a visible distinct junction boundary between them. The N atom concentration is more likely to be higher near the MoS~2~ interface, due to the possible oxidation of AlN surface during the subsequent Al~2~O~3~ growth. The relatively bright area near MoS~2~/AlN interface might be the result of smaller density of AlN compared to that of Al~2~O~3~, which causes less electron scattering in the bright field TEM and thus becomes brighter. The AlN/Al~2~O~3~ layers are uniformly grown on MoS~2~ surface with no gaps or agglomerates, implying a reliable deposition process of AlN/Al~2~O~3~ as gate dielectric for MoS~2~ transistors.

Single-layer MoS~2~ transistors with 2-nm AlN/18-nm Al~2~O~3~ as top-gate dielectric were fabricated. Source/drain contacts were defined by electron-beam photolithography (EBL), followed by e-beam evaporation of 10-nm Ti and 50-nm Au and lift-off. The MoS~2~ flakes are further patterned into the designed channel size by EBL and O~2~ plasma etch. Then an AlN/ Al~2~O~3~ (2 nm/18 nm) stack was deposited on top of MoS~2~ as gate dielectric following the afore-described PEALD/ALD procedure. Another EBL was conducted to define the top gate, followed by e-beam evaporation of Ti/Au (10 nm/50 nm) and lift-off. Finally, the contact holes were formed by etching AlN/Al~2~O~3~ with developer FHD-5. The SEM image of fabricated devices is shown in [Fig. 2a](#f2){ref-type="fig"}, together with the schematic cross-sectional view of the device. The channel width and gate length are 3 μm. There is 100-nm spacing between the gate and source/drain contacts. The MoS~2~ transistors were measured at room temperature in atmosphere by Agilent B1505A device analyzer/curve tracer. [Figure 2b](#f2){ref-type="fig"} shows result of the gate leakage and the hard breakdown test for the gate dielectric. The current of about 1 pA when biased at small gate voltage is mainly limited by the equipment resolution. The AlN/Al~2~O~3~ dielectric shows a small leakage of about 0.1 pA/μm^2^ for gate electric field as high as 4 MV/cm. At the same time a high breakdown electric field of 8.8 MV/cm is measured.

[Figure 2c](#f2){ref-type="fig"} shows the transfer curves measured under different drain voltage biases ranging from 0.1 V to 5 V for transistor with 2-nm AlN and 18-nm Al~2~O~3~ as gate dielectric. During the measurements the gate voltage is swept from −5 V to 5 V then back to −5 V again. The transfer curves for sweeping *V*~G~ up and *V*~G~ down are plotted by the solid and dashed lines respectively. Remarkably the transfer curves exhibit very small hysteresis for all the drain voltage biases. A large on/off ratio of about 10^6^ is achieved, and the off-current is still limited by the equipment current resolution. The field effect mobility is extracted to be 3.3 cm^2^/V · s by using equation μ = *dI*~*D*~/*dV* × *L*/(*WC*~*ox*~*V*~*D*~) in four-probe measurement configuration, during which *ε* = 9 is adopted as the relative dielectric constant for both AlN and Al~2~O~3~ to calculate *C*~*ox*~. This observed mobility is comparable to previous results for single-layer MoS~2~ transistors with MoS~2~ channel exposed to air[@b8][@b37], but is smaller than that of 13--16 cm^2^/V · s for similar devices passivated by ALD Al~2~O~3~[@b38][@b39]. The relatively smaller mobility might be the results of varied CVD growth and fabrication conditions[@b40] or specifically the remote plasma damage introduced by the PEALD growth of AlN in our case (See [Supplementary Figure S4](#S1){ref-type="supplementary-material"}). Because single-layer MoS~2~ has only one atomic layer thickness and lacks the Thomas-Fermi screening effect to mitigate the impacts from the MoS~2~/dielectric interfaces[@b3], the mobility of single-layer MoS~2~ becomes more sensitive to the dielectric environments and the plasma damage, and is reported to be smaller than that of multilayer ones[@b8][@b37][@b41]. By using high-quality exfoliated multilayer MoS~2~ in the future, which is less vulnerable to potential variations[@b37] and more resistant to surface plasma treatment[@b25][@b42], higher mobility can be achieved. [Figure 2d](#f2){ref-type="fig"} shows the output curves, the black and red curves represent the results for stepping *V*~G~ up and *V*~G~ down respectively. Very good current saturation is observed, and the *I*~D~-*V*~D~ near *V*~*D*~ = 0 *V* exhibits linear relationship. There is almost no discrepancy between the output curves for sweeping *V*~G~ up and *V*~G~ down, suggesting reliable performance.

To fully exploit the potential of the AlN interfacial layer in promoting the uniform deposition of high-quality dielectric on the dangling-bond free MoS~2~ surface, gate dielectric consisting of 1-nm AlN and 5-nm Al~2~O~3~ is deposited, which is the thinnest dielectric ever reported for MoS~2~ transistor[@b25]. The MoS~2~ surface after the dielectric deposition is characterized by AFM and shown in [Fig. 2e](#f2){ref-type="fig"}. Even with greatly reduced thickness, the AlN/Al~2~O~3~ on the dangling-bond free MoS~2~ still maintains a smooth surface with no pinholes, implying uniform nucleation sites provided by the 1-nm AlN interfacial layer. [Figure 2f](#f2){ref-type="fig"} shows the transfer curves for MoS~2~ transistor with this ultra-thin stack as gate dielectric. Effective gate modulation and small hysteresis are observed, suggesting that by using PEALD AlN as an interfacial layer, high-quality dielectric even with sub-10 nm thickness can be successfully deposited on the dangling-bond free MoS~2~, which is very important for the continuous scaling down of MoS~2~ FET for higher performance.

The transfer curves for transistor with 2-nm AlN/18-nm Al~2~O~3~ gate dielectric shown in [Fig. 2c](#f2){ref-type="fig"} were measured with a total sweep time of 7 s. However there are reports suggesting that the threshold voltage instability can be strongly affected by the sweep rate[@b18][@b19]. So we also measured the transfer curves with different sweep time ranging from 7 s to 107 s as shown in [Fig. 3a](#f3){ref-type="fig"}. Still no obvious hysteresis is observed. By zooming in the transfer curves as shown in the two insets of [Fig. 3a](#f3){ref-type="fig"}, we can identify the trends of shifting in the transfer curves. With increased sweep time, the transfer curve continuously shifts left during the up-sweep, and shifts right during the down-sweep. The above observation suggests that more trapped electrons are emitted with a slower up-sweep, and more electrons are trapped with a slower down-sweep. These threshold voltage shift trends result in an increased hysteresis as plotted in [Fig. 3b](#f3){ref-type="fig"}, in which the hysteresis is calculated by the difference of *V*~G~ corresponding to the same *I*~D~ during the up- and down-sweep. Different *I*~D~ criteria have been used, and the resultant hysteresis differs from each other due to the complex trapping and stabilization processes involved during a complete sweep. We find that smaller *I*~D~ criterion yields larger hysteresis. Interestingly, a negative hysteresis is observed when the sweep time is short, which might be the result of gate-side electron injection[@b43] and is consistent with the pulsed I-V measurement results (See [Supplementary Figure S5](#S1){ref-type="supplementary-material"}). In general, with increased sweep time, the hysteresis increases but tends to be stabilized and is limited within 0.1 V for all the *I*~D~ criteria. Such a small hysteresis is the best result ever reported to date for MoS~2~ FET.

To better understand the observed hysteresis, transfer curves with different *V*~G~ sweep amplitudes for transistor with 2-nm AlN/18-nm Al~2~O~3~ gate dielectric were measured and plotted in [Fig. 4a](#f4){ref-type="fig"}. The gate is swept from negative to positive then back to negative voltage with a total sweep time of 7 s. The hysteresis becomes more pronounced with increased *V*~G~ amplitude. The hysteresis is extracted quantitatively as shown in [Fig. 4b](#f4){ref-type="fig"}. It is observed that the hysteresis has little change when *V*~G~ amplitude is smaller than 7 V, but increases more significantly when *V*~G~ amplitude is larger. It is also noticed that there is almost no *V*~th~ shift until the *V*~G~ amplitudes is larger than 8 V during the down-sweep. Recalling that the gate leakage in [Fig. 2b](#f2){ref-type="fig"} also becomes prominent only when *V*~G~ is larger than 8 V, this *V*~th~ shift can then be correlated with the injection and trapping of electrons inside the gate dielectric[@b44][@b45] as schematically shown in [Fig. 4c](#f4){ref-type="fig"}. On the other hand, when the gate is negatively biased, the high electric field will enhance the emission of electrons trapped inside the gate dielectric, accounting for the negative *V*~th~ shift at larger *V*~G~ amplitude in the down-sweep, as schematically shown in [Fig. 4d](#f4){ref-type="fig"}. The above observation reveals that the MoS~2~ transistor with AlN/Al~2~O~3~ as top-gate dielectric presents small hysteresis even under large gate voltage bias, and the observed weak threshold voltage instability is mainly caused by the gate leakage at high gate electric field and the resultant trapping/detrapping of electrons in the border traps (within the bulk Al~2~O~3~ but close to the dielectric/MoS~2~ interface).

It has been demonstrated that MoS~2~ transistor is capable of working at high temperature, although significant mobility degradation and threshold voltage shift have been observed[@b46]. The MoS~2~ transistors fabricated in this work with 2-nm AlN/18-nm Al~2~O~3~ gate dielectric was tested at temperatures ranging from 25 °C to 100 °C, all conducted in ambient environment. The transfer curves are plotted in [Fig. 5a](#f5){ref-type="fig"}, with a sweep time of 70 s. The two insets of [Fig. 5a](#f5){ref-type="fig"} show the zoomed-in transfer curves, from which we can clearly see the shifting trends of the transfer curves with increased temperature. A negative shift in *V*~th~ is observed at higher temperature, which is caused by enhanced emission of electrons trapped in the gate dielectric. The hysteresis increases at higher temperature, as quantitatively shown in [Fig. 5b](#f5){ref-type="fig"}. This is because the gate leakage and the consequent electron injection/trapping is enhanced at higher temperature. Nevertheless, the hysteresis still remains smaller than 0.5 V.

Nanoscale devices can suffer from the flicker noise (1/f noise) which increases with smaller channel size[@b47]. Thus, maintaining a low level of flicker noise is necessary to obtain high performance MoS~2~ transistors. On the other hand, the flicker noise characterization is a useful tool to diagnose the channel/gate-dielectric interface[@b20][@b47][@b48], since the conventional C-V measurement has become difficult due to the limited channel area. The flicker noise spectra for the fabricated MoS~2~ transistor with 2-nm AlN/18-nm Al~2~O~3~ gate dielectric at various temperatures were measured using SR570 low-noise current preamplifier. The results at 25 °C are shown in [Fig. 6a](#f6){ref-type="fig"}. The spectra correspond to different gate biases with a fixed drain bias of 0.1 V. The measurement of each spectrum takes a total sampling time of 120 s. The inset of [Fig. 6a](#f6){ref-type="fig"} shows the average sampled *I*~D~ (red), together with the quasi-static *I*~D~ (black), showing no obvious discrepancy. This agreement suggests again very good electrical stability of the MoS~2~ transistors even after long-term electrical stress. The normalized flicker noise can be expressed as , in which *A* is the noise amplitude and *f* is the frequency. Ideally the frequency exponent *γ* should be close to 1[@b20]. [Figure 6b](#f6){ref-type="fig"} shows the noise amplitude *A* ( at 1 Hz) and also the fitted frequency exponent *γ*, for different gate biases at various temperatures. All the values of *γ* are close to 1, suggesting that the noise spectra follow the 1/*f* relationship well. Meanwhile, we find that higher flicker noise occur at higher temperatures. The normalized noise at 1 Hz decrease monotonously with the gate voltage, suggesting that there is less relative fluctuation when more carriers are present in the channel.

The generation of flicker noise can be explained by the carrier number fluctuation or the mobility fluctuation[@b49]. For noise generated by carrier number fluctuation, the flicker noise is proportional to (*g*~*m*~/*I*~*D*~)^2^, where *g*~*m*~ is the gate transconductance, while the flicker noise generated by the mobility fluctuation would be simply proportional to 1/*I*~*D*~[@b49]. To find the exact origin of the flicker noise, (at 1 Hz) and (*g*~*m*~/*I*~*D*~)^2^ are plotted together in [Fig. 6c](#f6){ref-type="fig"}. We find that deviates from (*g*~*m*~/*I*~*D*~)^2^ significantly by several orders. On the other hand, follows 1/*I*~*D*~ relationship well as indicated by the dashed line. Therefore, we conclude that the flicker noise observed in our MoS~2~ transistor is caused by the mobility fluctuation instead of the carrier number fluctuation, which is consistent with previous report for single-layer MoS~2~ transistor[@b20].

According to the Hooge empirical relationship, the flicker noise can be expressed by [@b47]. The Hooge parameter *α*~H~ is extracted and plotted in [Fig. 6d](#f6){ref-type="fig"}. It can be seen that the Hooge parameter increases with temperature, indicating severer mobility fluctuation at higher temperature. The measured Hooge parameter at 25 °C is 0.011, which is two orders of magnitude smaller than the published result for the same mobility range[@b20], suggesting excellent suppression of flicker noise. The flicker noise caused by carrier number fluctuation is related to the border trap density by equation , in which is the equivalent gate voltage spectral density[@b47]. Since in our case the flicker noise is generated by the mobility fluctuation, it is difficult to extract the accurate border trap density directly, but the observed flicker noise has placed an upper limit on the possible border trap density. By assuming the flicker noise is all generated by the carrier number fluctuation when *V*~G~ is biased above the threshold voltage at 25 °C, we calculate the upper limit of the border trap density to be *λN*~*t*~ ≪ 1.6 × 10^12^*cm*^−2^*eV*^−1^ (See [Supplementary Figure S6](#S1){ref-type="supplementary-material"} for the results of *S*~*VG*~).

Conclusion
==========

Single-layer MoS~2~ MOSFETs with AlN/Al~2~O~3~ gate dielectric are demonstrated. Gate dielectrics scaling down to 6 nm on the dangling-bond free MoS~2~ are realized by the insertion of AlN interfacial layer. The MoS~2~ transistor with 20-nm top-gate dielectric exhibits hysteresis smaller than 0.1 V at room temperature in ambient environment. The hysteresis increases when biased at higher gate voltage or measured at higher temperature, but remains below 0.8 V even for gate-dielectric electric-field as high as 4.5 MV/cm or temperature up to 100 °C. This remarkable electrical stability mainly benefits from the low border trap density, enabled by the inserted AlN interfacial layer, and consequently small gate leakage and high dielectric strength of the AlN/Al~2~O~3~ stack. The MoS~2~ MOSFET also presents a low level of flicker noise, which is generated by the mobility fluctuation instead of the carrier number fluctuation. AlN/Al~2~O~3~ with AlN as interfacial layer is shown to be a promising candidate as both excellent gate dielectric and effective passivation for implementing reliable MoS~2~ MOSFETs, and probably also has the potential to be used in other nanodevices, such as transistors based on graphene, carbon nanotubes and other TMDs, which also face the problems of large hysteresis and reliable dielectric deposition due to the lack of surface bond.

Methods
=======

MoS~2~ Preparation
------------------

MoS~2~ flakes were synthesized on sapphire substrate by CVD method using high purity MoO~3~ and S powder as precursors. The synthesized MoS~2~ has a flake size of about 100 μm, and the layer thickness was checked by Raman measurement (514 nm, inVia Renishaw). The Raman characterization shows peak distance of 19 cm^−1^ for and *A*~1*g*~, suggesting the MoS~2~ flakes are single layered. To transfer the MoS~2~ flakes to Si substrate covered by 300 nm thermal SiO~2~, the sample was first spin coated with PMMA A4 at 3000 rpm and baked at 130 °C for 2 min, then soaked in 10% KOH at 80 °C for hours until the PMMA membrane was separated from the sapphire substrate and floated on the water surface. The PMMA membrane was fished to DIW for several times and finally fished to the Si target substrate.

Transistor Fabrication
----------------------

Source/drain contacts were first formed by EBL (Raith e-line), followed by e-beam evaporation of 10-nm Ti and 50-nm Au and lift-off in acetone. MoS~2~ flakes were then patterned to the desired channel size by EBL and O~2~ plasma etch. Both AlN and Al~2~O~3~ were deposited using the Oxford Instruments OpAL ALD system. AlN was deposited at 170 °C by using trimethylaluminum (TMA) and remote N~2~ plasma (20 sccm with a coil power of 25 W) as Al and N sources. The growth temperature and the RF power were optimized to minimize the plasma damage to the MoS~2~, resulting in a relatively slow growth rate of 0.18 Å/cycle. After the deposition of AlN, Al~2~O~3~ was grown *in-situ* under thermal ALD mode at 200 °C by using TMA and water vapor as Al and O sources. Two kinds of AlN/Al~2~O~3~ dielectric stacks consisting of 2-nm AlN/18-nm Al~2~O~3~ or 1-nm AlN/5-nm Al~2~O~3~ are deposited. The thicknesses of AlN and Al~2~O~3~ were verified by ellipsometer on the Si dummy wafer (J.A. Woollam M-2000V). During the measurement, 1.5 nm native SiO~2~ layer was taken into consideration. A Cauchy dielectric model for AlN was developed by fitting the Ellipsometer data measured from 18.5 nm AlN. Another EBL was conducted to define the 3-μm-long gate electrode made of Ti/Au (10 nm/50 nm). Finally the source and drain contact holes were formed by EBL and wet etch in FHD-5 for 10 min. After the fabrication, no further annealing was conducted.

Characterization
----------------

The successful deposition of AlN and Al~2~O~3~ thin films was verified by TOF-SIMS V (ION-TOF GmbH, Münster, Germany), with an analysis spot size of 41 μm × 41 μm. The surface of MoS~2~ after deposition was checked by AFM (XE150S, Park system). The cross-sectional view of MoS~2~/AlN/Al~2~O~3~ was done by TEM (JEOL 2010F). The electric device performances were measured by Agilent B1505A device analyzer/curve tracer, inside a probe station equipped with a thermal chuck. To measure the low frequency noise, the transistor was first biased at a fixed gate voltage and drain voltage (), then the drain current was amplified by the low noise current preamplifier (SR570, Stanford Research System) and sampled for a total time of 120 s. Later on Fourier transformation was performed to the recorded current for every 4 s, and the final single-sided current power spectrum was obtained by averaging the 30 independent results.
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![(**a**) Schematic of MoS~2~ sample after the deposition of AlN/Al~2~O~3~. (**b**) AFM image of MoS~2~ surface after the deposition of 2-nm AlN and 18-nm Al~2~O~3~. (**c**) AFM image of MoS~2~ surface after the direct deposition of 20-nm Al~2~O~3~. (**d**) Element distribution profiles from ToF-SIMS measurement and (**e**) Cross-sectional HRTEM image of the structure in (**a**).](srep27676-f1){#f1}

![(**a**) SEM image and schematic of single-layer MoS~2~ transistor with AlN/Al~2~O~3~ as top-gate dielectric. (**b**) Forward gate *I-V* characteristics with gate dielectric breakdown. (**c**) Transfer curves (*I*~D~ vs. *V*~G~) at different drain biases with the gate voltage swept from −5 V to 5 V (solid lines, up-sweep) then back to −5 V (dashed line, down-sweep). (**d**) Output curves by stepping *V*~G~ up (black) and down (red) with a *V*~G~ step 0.5 V. Performances of (**b--d**) are measured for transistor with 2-nm AlN/18-nm Al~2~O~3~ dielectric stack. (**e**) AFM image of MoS~2~ surface after the deposition of 1-nm AlN and 5-nm Al~2~O~3~. (**f**) Transfer curves swept from −2 V to 2 V then back to −2 V for transistor with 1-nm AlN and 5-nm Al~2~O~3~ as gate dielectric.](srep27676-f2){#f2}

![(**a**) Transfer curves with different sweep time for transistor with 2-nm AlN/18-nm Al~2~O~3~ gate dielectric. The *V*~G~ is swept from −5 V to 5 V then back to −5 V again, and *V*~D~ is 0.1 V. The two insets show the zoomed-in transfer curves for sweeping *V*~G~ up and *V*~G~ down respectively. (**b**) Hysteresis extracted from (**a**) by calculating the difference of *V*~G~ corresponding to a specific *I*~D~ during sweeping *V*~G~ down and *V*~G~ up. Different *I*~D~ criteria are used.](srep27676-f3){#f3}

![(**a**) Transfer curves measured with different *V*~G~ sweep amplitude for transistor with 2-nm AlN/18-nm Al~2~O~3~ gate dielectric. The sweep time is 7 s and the drain bias is 0.1 V. The two insets show the zoomed-in transfer curves during the up- and down-sweep. (**b**) Hysteresis extracted from (**a**). (**c**) Schematic band diagram when the gate are positively biased at 5 V and 9 V. With a larger sweep amplitude, enhanced electron injection and trapping would occur since the tunneling barrier is reduced. (**d**) Schematic band diagram when the gate is negatively biased at −5 V and −9 V. The detrapping of electrons is assisted by higher electric field.](srep27676-f4){#f4}

![(**a**) Transfer curves measured at different temperatures for transistor with 2-nm AlN/18-nm Al~2~O~3~ gate dielectric. The sweep time is 70 s and the drain bias is 0.1 V. Insets show the zoomed-in transfer curves during the up- and down-sweep. (**b**) Hysteresis extracted from (**a**).](srep27676-f5){#f5}

![(**a**) Normalized current power spectra for different gate biases at 25 °C for transistor with 2-nm AlN/18-nm Al~2~O~3~ gate dielectric. The inset shows the average sampled *I*~D~ (red) during the power spectrum measurement in comparison with the swept transfer curve (black). (**b**) at 1 Hz and fitted frequency exponent γ for different temperatures. (**c**) Plots of at 1 Hz and (*g*~m~/*I*~D~)^2^ versus *I*~D~. (**d**) Hooge parameter *α*~H~ extracted from (**c**).](srep27676-f6){#f6}
